

CS 315-01 Digital Logic Components

gates $\neg$ $\wedge$ $\vee$ $\rightarrow$

• wires
inputs
outputs
splitter

combinational logic

outputs depend only on input
circuit is a DAG directed
acyclic graph.

sum-of-products

boolean algebra equation $\rightarrow$ circuit

adder ripple-carry adder

circuits as components

Near term goal: Static analysis



Comparator is $a == b$?

$$eq = (\bar{a} \cdot \bar{b}) + (a \cdot b)$$

	a	b	eq?
✓	0	0	1
	0	1	0
	1	0	0
✓	1	1	1

XOR	$\overline{XOR}$	XNOR
0	1	1
1	0	0
1	0	0
0	1	1


1 bit comparator



$101 == 101$


$100 \neq 101$

2-bit comparator




N-bit comparators


8 bit comparator




Multiplexor (MUX)



1 bit 2 input MUX




32 bit 2 input MUX




1 bit 4 input MUX

Uses of MUXes :

ALU Arithmetic Logic Unit



Implementing MUXes




1 bit 2 input MUX

a	b	s	r
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

$$r = (\bar{a} \cdot b \cdot s) + (a \cdot \bar{b} \cdot \bar{s}) + (a \cdot b \cdot \bar{s}) + (a \cdot b \cdot s)$$


Direct implementation



1 b.7 4 input MUX


00	a
01	b
10	c
11	d

option #1




s_1	s_0	
00		a
01		b
10		c
11		d



option #2



2 bit 2 input MUX




Subtraction (8 bit)




$$A - B$$

$$A + (-B)$$



invert
then add 1



Sequential Logic

